								SHEET 1 (	<u>)r_1</u>
CITATION DISCLOSURE  CITATION IN AN  APPLICATION					ATTY. DOCKET NO. 61352-043	RIAL NO. /657,799			
					APPLICANT Takeshi TAKAGI	L		<del></del>	
		(PT	O-1449)		FILING DATE September 09, 200	OUP 1			
	· · ·		<del> </del>	U.S. PATENT	DOCUMENTS		,· <del>- ,· .</del>	<del> </del>	
EXAMINER'S			Document Number	Publication Date	Name of Patentee or Appli	cant of Cited	Pane	s, Columns, Lines, V	Where
INITIALS	CITE NO.	Numi	ber-Kind Codez (# known)	MM-DD-YYYY	Document	cant of Oneo		rant Passages or Re Figures Appear	
pC		US	6,040,610	03/21/2000	Noguchi et al.				<u> </u>
	<del></del>	us						<del></del>	
		US	<del></del>						
······································		υs			-				
	· · · · ·	US		_			1		
		US			<u> </u>				
		υs	· · · · · · · · · · · · · · · · · · ·		·				
		US			<del></del>				
		US	<u> </u>						
		US				•	<del> </del>		
		us					<del>-</del>		-
<u> </u>	<del></del>	US			<del> </del>		1	<del></del>	-
<del></del>	<del></del>	us							
		us			<u> </u>		1		
	L			FOREIGN PAT	ENT DOCUMENTS				
EXAMINER'S Foreign Patent Document   Publication Date   Name of Patentee or   Pages, Columns, Lines					Translatio	Translation			
EXAMINER'S INITIALS	CITE NO.	Country Codes -Number a -Kind Codes (if known)		MM-DD-YYYY	Applicant of Cited Document	Where Relevant Figures Appear		Voc. I No.	
		<u> </u>	10.0001.010001.1	00/00/0004				Yes	No
PC			JP P2001-210831A	08/03/2001	MATSUSHITA ELECTRIC IND CO LTD			(Japan w/English Abstract)	ļ
pc			EP 1 102 327 A2	05/23/2001	MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD			X	
pc			EP 0 921 575 A2	06/09/1999	MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.			X	
									<u> </u>
		<u> </u>							
					Title, Date, Pertinent Pages, E	<del></del>			
EXAMINER'S INITIALS	CÍTÉ NO.	journ			, title of the article (when approp e(s), volume-issue number(s), p				
X		TA			Ge Channel Heterostructure Dyr ERS, 2001. May, Vol.22, No.5,			T(HDTMOS)*,	
PC		TAKAMIYA M. et al., "High Drive-Current Electrically Induced Body Dynamic Threshold SOI MOSFET (EIB-DTMOS) with Large Body Effect and Low Threshold Voltage", IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001. August, Vol.48, No.8, pages 1633 to 1640, full text							
		1							
		EX	AMINER			DATE CONSI	ERED		
<b>5</b> H	47	У	· CAO	l	10/	6/04			
				on is in conformance	with MPEP 609. Draw line thro	- 4	at in confor	mance and not cons	idered

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

INFO			ON DISCLOS	URE	ATTY. DOCKET NO. SERIAL NO. 61352-043					
	_		ION IN AN ICATION							
					APPLICANT Takeshi TAKAGI					
	(	(PT	O-1449)		FILING DATE September 09, 2003	UP				
				U.S. PATENT	DOCUMENTS					
EXAMINER'S			Document Number	Publication Date	Name of Patentee or Applica	Pages, Columns, Lines, Where Relevant Passages or Relevant				
INITIALS	CITE NO.	Numl	ber-Kind Code2 (7 known)	MM-DD-YYYY	Document		Figures Appear			
		US						<del></del>		
		US					<del> </del>			
		US								
	<del> </del>	us								
		US					<u> </u>			
		US					ļ			
		US			<del></del>					
	ļ	US			<del> </del>		<del> </del>			
	<del> </del>	US		<u> </u>	-					
	<del>├</del>	US								
		US								
		US					<u> </u>			
		1 =	i Ostas Danamant	FOREIGN PA	TENT DOCUMENTS  Name of Patentee or	Pages, Colum	nns Lines	Translatio	n	
EXAMINER'S INITIALS	CITE NO.		oreign Patent Document untry Codes -Number 4 -Kind Codes (if known)	MM-DD-YYYY	Applicant of Cited Document	Where Relevant Figures Appear				
								Yes	No	
PC			JP P2000-260991 A	09/22/2000	UNIV TOKYO			Japanese (w/ English Abstract	1)	
	ļ	<del> </del>				<u> </u>			+	
	<del></del>	+							+	
	<del></del>	+-								
			OTHER A	ART (Including Author	or, Title, Date, Pertinent Pages, E	tc.)	•			
EXAMINER'S INITIALS	CITE NO.	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where								
K		To	Toshiro HIRAMOTO et al., "LOW POWER AND LOW VOLTAGE MOSFETS WITH VARIABLE THRESHOLD VOLTAGE CONTROLLED BY BACK-BIAS", IEICE TRANS. ELECTRON., VOL. E83-C, NO. 2 February 2000,pp. 161-169							
Tadahiro KURODA et al., "A 0.9-V, 150-MHz, 10-mW, 4 mm", 2-D DISCRETE COSINE TRANSFORM CORE PROCESSOR WITH VARIABLE THRESHOLD-VOLTAGE (VT) SCHEME", IEEE Journal of Sold-State Circuits, Vol., 3' No. 11, November 1996, pp. 1770-1779										
		بــــــــــــــــــــــــــــــــــــــ		<del> </del>		DATE CONSI	DERED			
D	HAT		XAMINER  - CHO		10/6/0	4				

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.